



April 28-29, 2020

Hosted by:



Sponsored By



PENSANDO

Programmable Data Plane Architecture for the Network Edge


Mario Baldi, Diego Crupnicoff, and Silvano Gai
Distinguished Technologist
Pensando Systems, Inc.

Goals/Outline

- Distributed Services at the Network Edge: the Pensando Platform
- Distributed Services Card Architecture
- Representative use cases
 - How the card architecture supports them
- Performance evaluation of a sample use case




Pensando Distributed Services Platform



P4 Programmable Processor 

DSC Architecture




Sample Use Cases


TLS Offload

- Protocol processing offload is a typical SmartNIC application
 - The DSC is not a SmartNIC, but can be used as such
- Especially the ones requiring significant resources
 - Memory
 - CPU
- TLS Offloading is a great example
 - TCP connection management
 - TCP state handling
 - TLS session management
 - Data encryption and decryption

Possible Implementation: Proxy




TLS Offloading Support




NVMEoF/TCP


Non-Volatile Memory Express Over Fabric over TCP Transport



NVMeoF/TCP Offload




NVMeoF Offloading Support



Distributed Stateful E-W Firewall

Firewalling E-W traffic is particularly challenging

- Large volume compared to N-S
- Applications expect small latency
- Appliances are not suitable as they would create “traffic tromboning”




The DSC is the perfect spot where to implement this

It is on the path of each packet


Flow caching to reduce latency

- Evaluate rules on first packet
- Install entry in flow cache table for handling following packets



Distributed Stateful Firewall Support

Host Interface



(1) packets belonging to a known flow are forwarded directly (flow cache table)

(2) packets of new flows are further processed in the pipeline to evaluate rules

Software creates forward and reverse flow entries in the flow cache table

(3) packet and corresponding action are passed to ARM cores

(4) packet is passed to pipeline for processing based on newly installed flow cache entry

Memory shared by ARM cores and pipeline ensures that entry is up-to-date

Network Interface

Network Interface

New Flow Installation Options

Most critical task

ARM Heavy

- Packet and action passed to ARM
- ARM software parses packet
- ARM software creates forward and reverse flow entries

1 M

new flows per sec

ARM Light

- Pipeline extracts relevant metadata and passes them to ARM
- ARM software creates forward and reverse entries

3 M

new flows per sec

Pipeline Heavy

- Pipeline extracts relevant metadata and passes them to ARM
- Pipeline creates forward and reverse entries

Work in progress



Unique features of pipeline processing units





Tight integration (hardware architecture)

Performance

Host Adaptor Mode



Bump-in-the-Wire Mode




Throughput: 40 Mpps

Latency: 3 μ s

Jitter: 35 ns

In summary ... to conclude

- Distributed Services Card Architecture
- How it can be leveraged to implement diverse services and applications
 - Possibly offloading the host
 - Moving them from somewhere else
- Achieve very high performance
 - High throughput
 - Low latency
 - Low jitter
- No performance hit on the host





Sponsored By



Thank You

PENSANDO

baldi@pensando.io
www.pensando.io
blog.baldi.info
linkedin.baldi.info