# 5G Connected Edge Cloud for Industry 4.0 Transformation



#### The nanoPU:


# Redesigning the CPU-Network Interface to Minimize RPC Tail Latency

**Stephen Ibanez**, Alex Mallery, Serhat Arslan, Theo Jepsen, Muhammad Shahbaz, Changhoon Kim, Nick McKeown


Stanford University

# Towards Fine-Grained Computing

- Serverless computing (deployed as microservices) enables "fine-grained" computing on thousands of cores, reducing completion times:
  - Video encoding (ExCamera NSDI'17)
  - Object classification (Sprocket SoCC'18)
  - Software compilation (gg ATC'19)
  - MapReduce-style analytics (Pyren SoCC'17, Flint CLOUD'18, Locus NSDI'19)



# Tail Latency Matters!



Credit: L. Barroso, et al. "The Datacenter As a Computer", Ch. 2

# What causes high RPC tail latency?


#### **Primary Cause**

Poor job scheduling access to critical shared resources:

- Network fabric resources
- CPU cores
- Host memory bandwidth and cache space


# Problems with Modern CPU/NIC/OS Designs

1. Suboptimal congestion control for scheduling of the network fabric



# Problems with Modern CPU/NIC/OS Designs


- 1. Suboptimal congestion control for scheduling of the network fabric
- 2. Inefficient load balancing across cores
- 3. Inefficient thread scheduling on each core




# Problems with Modern CPU/NIC/OS Designs

- 1. Suboptimal congestion control for scheduling of the network fabric
- 2. Inefficient load balancing across cores
- 3. Inefficient thread scheduling on each core


4. Memory bandwidth & cache contention




# The nanoPU Design




# nanoPU's Register File Network Interface




# nanoPU's Register File Network Interface




## nanoPU Transport



# nanoPU Core Load Balancing




# The nanoPU Design



### nanoPU Prototype

- Quad-core nanoPU based on the open source RISC-V Rocket core
- 4,300 lines of Chisel code
- 1,200 lines of C and RISC-V assembly for custom *nano*kernel
- Implements NDP transport




## **Evaluation Methodology**

- nanoPU prototype running on AWS FPGAs
- Large-scale (hundreds of cores), cycle-accurate simulations with Firesim
- FPGA clock rate is 90MHz, simulated target clock rate is 3.2GHz



#### Microbenchmarks




	Wire-to-Wire Latency (ns)
nanoPU	65
eRPC	850


# Thread Scheduling Evaluation

- Single core running two threads: high priority and low priority
- 500ns request processing time
- 10K requests per thread
- nanoPU HW thread scheduler vs. 5us timer-driven thread scheduler

## Thread Scheduling Evaluation



### Additional Evaluations



# Real Applications Running on the nanoPU


- MICA Key Value Store
- Chain Replication
- Raft Consensus

## nanoPU Deployment Possibilities


(1) nanoPU Cluster




(2) nanoPU High IO Capacity Package



(3) Modified Conventional CPU



4 nanoPU SmartNIC



### nanoPU Conclusions

### Key Takeaway:

To truly minimize average and tail RPC latency:

- 1. Fast path directly between network and CPU register file
- 2. Move key resource scheduling decisions to HW: *transport*, *load balancing*, *thread scheduling*

#### Challenges:

- Need to rewrite applications
- Figure out how to use more sophisticated processors

# 5G Connected Edge Cloud for Industry 4.0 Transformation



# Thank You

sibanez@stanford.edu