2021 NCTU P4 workshop

Server Load Balancer Accelerator (SLBA) P4-based Solution

December 21, 2021

Petr.Kastovsky@intel.com, product line manager



Notices & Disclaimers

- Performance varies by use, configuration and other factors. Learn more at <u>www.Intel.com/PerformanceIndex</u>.
- Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.
- Your costs and results may vary.
- Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.
- Intel technologies may require enabled hardware, software or service activation.
- © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Programmability drives applications



Intel Barefoot Switch Division

intel

Tofino™ X: Intel® Tofino™ Intelligent Fabric Processor with Intel® FPGA

Complementing Tofino by FPGAs to enable 100x increase in table and buffer capacity

eXtra large tables

up to 100s of millions of entries

- CSP: cloud gateway (L4 LB, firewall, VxLAN, NAT)
- CoSP: carrier grade NAT, IPv6 NAT, 5G metro router etc., NPB, 5G UPF

eXtra large buffers

up to 10s of GBs of buffers

 CoSP: telco gateway BNG/5G UPF/AGF, 5G metro router, NFV acceleration



Intel Barefoot Switch Division

intel.

Intel® Tofino[™] X Architecture Implementations



Intel® Tofino™ X Hardware Form factors

Switch + FPGA SmartNIC

- Tofino-based switch
- FPGA SmartNIC cards in a separate server
 - Intel[®] FPGA PAC N3000
 - N5010 (LC)



Switch server

- Integrated platform
- Tofino, FPGA, and CPU in one box

Chassis platform

 Modules with Tofino, FPGA, and CPU



Intel Barefoot Switch Division

Application: L4 Server Load Balancing

- Load balancing is a key service in a data center to guarantee efficient utilization of the DC resources (compute & storage)
- Data center traffic is continuously growing, today DCs need to handle 10s or even 100s of Tbps of traffic
- How to handle the traffic growth while reducing TCO?



Source: Cisco VNI Global IP Traffic Forecast, 2017-2022

L4 Server Load-Balancer Accelerator Hardware Platform



Efficient High-Bandwidth Load Balancing



Intel Barefoot Switch Division

intel.

Disaggregated Control and Data Plane

- Server load-balancer accelerator can be connected to the leaf-spine Clos fabric
- Independent scaling of SLB Accelerator data plane (SLBA) and SLB software control plane (SLB servers) allows for redundancy and optimal ratio of data plane to control plane instances according to traffic patterns



L4 Server Load-Balancer Accelerator Data-Plane Architecture



Intel Barefoot Switch Division

intel. 11

L4LB accelerator SW components

- Open-source software
- SONiC network operating system
 - Container based, lightweight micro-services
 - Fine-grained failure recovery and in-service upgrades with zero downtime
- L4LB accelerator API based on Redis
 - High-performance in-memory key-value store
 - Messages for adding services based on VIP + dest port and adding sessions mapping services to real backend servers





L4 Server Load Balancer Accelerator

Solution parameters		
Load balancing modes	Tunnelling (VxLAN, IPinIP), Direct return/routing ¹ ,NAT ¹ , Full NAT ¹	
Processing capacity	3.2Tbps ²	
Processing latency	<1us for hot cache hit, <2us for warm cache hit	



¹ Supported. Not currently implemented.

² Total front panel capacity. Actual packet rate can be affected by corner-case traffic distributions.

Extra large table parameters	4x S10 GX FPGAs with 2xDDR4 per FPGA	4 S10 MX FPGAs with 8GBs of HBM2 per FPGA
Memory capacity	128 GBs	32 GBs
Table size ¹	256M session entries	128M session entries
Lookup rate ²	Up to 600M lookups per second	Up to 4.8G lookups per second
Data path table update rate ³	Up to 4M updates per second	Up to 32M updates per second
Cost ⁴	\$	\$\$

¹ Table size assumes 32B per entry and an optimization that trades off between capacity and lookup performance that leads to per-entry overhead.

² Lookup rate assumes even distribution of flows across the universe of possible entries.

³ Achievable update rate under no or minimal load. The actual update rate during standard operation depends on the number of lookup requests processed by the extra-large table. ⁴ Indicative comparison. Actual pricing depends on customer volume commitments.



Related papers and resources

- P4 Practice at Baidu Presentation for the 2021 P4 Workshop by Gang Cheng YouTube
- Sailfish | Proceedings of the 2021 ACM SIGCOMM 2021 Conference
- Programmable network series (1): large-scale application and practice of programmable networks in Alibaba cloud (qq.com)

Application: Tbit Broadband Network Gateway

- Open Networking Foundation (ONF), Telecom Infra Project (TIP), Broadband Forum (BBF) & Open Compute Project (OCP) as "umbrella" projects
 - ONF Tassen: Towards a Next Generation BNG CUPS API
 - Telecom Infra Project Open BNG technical requirements
- Key industry supporters
 - Deutsche Telecom, British Telecom, Telefonica, Vodafone, Telecom Italia

- Multiple presentations and papers by Deutsche Telecom et al:
 - Implementing a Programmable Service Edge Update
 (ONF 2019)
 - <u>OpenBNG: Central office network functions on</u> <u>programmable data plane hardware</u>



Intel Barefoot Switch Division

intel

Pipeline Overview (ONF/DT BNG)

Intel[®] FPGA (__): HQoS, Intel[®] Tofino[™] IFP (__): Everything else



PRONTO: DARPA funded \$30M project

- Prontoproject.org PRONTO
- Leveraging ONF Aether project open source 5G connected edge
- 5G UPF built on x86 + Tofino + FPGA



Recent papers

<u>A P4-based 5G User Plane Function (princeton.edu)</u> <u>User Plane Function Offloading in P4 switches for enhanced 5G Mobile Edge Computing (researchgate.net)</u>

Innovation opportunities are limitless

- P4 programmability of Intel[®] Tofino[™]
 IFP for packet processing
- Full flexibility of Intel® FPGA for extensions and augmentations of Tofino functionality

